![](\"https:\/\/cdn.pblzr.de\/dacbb27c-1270-4041-b681-e2b95f06f8a1\/2026\/09\/asml-logo-400x300_1_TEXT.jpg\"){kind=logo}
![](\"https:\/\/cdn.pblzr.de\/dacbb27c-1270-4041-b681-e2b95f06f8a1\/2026\/09\/tsmc-logo-400x300_TEXT.jpg\"){kind=logo}
<\/p>\n <\/p>\n
Although high-NA EUV will initially be used in production with the current 6-inch masks, the transition to larger 12-inch masks is expected to further increase fab productivity, reduce chip manufacturing costs, and eliminate stitching limitations, benefiting the entire semiconductor industry. This will enable leading chip manufacturers to fully leverage the benefits of high-NA EUV and design future generations of cutting-edge chips more cost-effectively.<\/p>\n
“We expect the adoption of high-NA EUV to increase gradually as part of the roadmap for scaling down components\u2014initially using the current 6-inch masks and later supplemented by 12-inch masks, which enable higher scanner productivity and allow the industry to meet the demand for smaller, faster, and more energy-efficient chips,\u201d said Christophe Fouquet, President and CEO of ASML. \u201cWe are pleased with the strong initial support for this initiative from semiconductor manufacturers, mask suppliers, and partners.\u201d<\/p>\n
\u201cWe have always believed that when the industry works together to solve complex problems, we unlock opportunities that no single company could achieve on its own,\u201d said Dr. C.C. Wei, Chairman and CEO of TSMC. “By pooling expertise from across the industry\u2019s value chain, we hope to continue delivering the benefits of cutting-edge technology through continuous innovation\u2014innovation that breaks down barriers and makes advanced solutions accessible on a large scale.”<\/p>\n
TSMC plans to deploy ASML\u2019s high-NA technology in mass production for advanced feature sizes starting in 2030. As feature sizes continue to shrink, TSMC expects an increase in the number of layers requiring high-NA EUV\u2014primarily due to the increasingly complex transistor architectures required for AI applications.<\/p>\n
On September 7, ahead of the annual SPIE BACUS conference in Monterey, California, ASML and TSMC launched an industry-wide collaboration initiative to drive the transition to 12-inch photomasks. This initiative aims to establish a pilot line for 12-inch masks by 2031, paving the way for the use of 12-inch high-NA lithography systems in the production of advanced feature sizes by 2033.<\/p>\n
As a sign of broad industry support, key partners and suppliers from the ecosystem attended the event and expressed their interest in this transition.<\/p>\n
– – – – –<\/p>\n
\ud83d\udc49 www.asml.com<\/a> Photo: unsplash<\/i><\/p>\n","protected":false},"excerpt":{"rendered":" September 8, 2026. ASML Holding N.V. and Taiwan Semiconductor Manufacturing Company have announced a joint initiative to accelerate the semiconductor industry\u2019s transition to large-format photomasks for extreme ultraviolet (EUV) lithography.<\/p>\n","protected":false},"author":3,"featured_media":0,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"inline_featured_image":false,"footnotes":"","_links_to":"","_links_to_target":""},"categories":[4818],"tags":[11377,2012,1982,4783],"class_list":["post-545393","post","type-post","status-publish","format-standard","hentry","category-microelectronics","tag-halbleiter-en","tag-process-technologies","tag-resilience","tag-semiconductors"],"acf":[],"yoast_head":"\n
\ud83d\udc49 www.tsmc.com\/english<\/a> <\/p>\n